



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/606,860	06/28/2000	David W. Carr	14004100253	7037
25697	7590	05/31/2006	EXAMINER	
ROSS D. SNYDER & ASSOCIATES, INC. PO BOX 164075 AUSTIN, TX 78716-4075			PHAN, MAN U	
			ART UNIT	PAPER NUMBER
			2616	

DATE MAILED: 05/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/606,860

Applicant(s)

CARR, DAVID W.

Examiner

Man Phan

Art Unit

2616

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 March 2006.
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-28 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) 1, 2, 4-9, 13-19, 21-26, 28 is/are rejected.
7) ☒ Claim(s) 3, 10-12, 20 and 27 is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____

Response to Amendment and Argument

1. This communication is in response to applicant's 03/22/2006 Amendment in the application of Carr for a "Method and apparatus for packet reassembly in a communication switch" filed 06/28/2000. The amendment and response have been entered and made of record. Claims 1-28 are pending in the present application.

2. Applicant's amendment and argument to the rejected claims are insufficient to distinguish the claimed invention from the cited prior arts or overcome the rejection of said claims under 35 U.S.C. 103 as discussed below. Applicant's argument with respect to the pending claims have been fully considered, but they are not persuasive for at least the following reasons.

3. In response to applicant's argument that the combination of Aramizu et al. (US#6,493,356) and Ganmukhi et al. (US#6,233,243) fails to present a prima facie case of obviousness. In response, it has been held that a prior art reference must either be in the field of applicants endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See *In re Oetiker*, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992). It is not necessary that a "prima facie" case of unpatentability exist as to the claim in order for "a substantial new question of patentability" to be present as to the claim. Thus, "a substantial new question of patentability" as to a patent claim could be present even if the examiner would not necessarily reject the claim as either fully anticipated by, or obvious in view of, the prior art

Art Unit: 2616

patents or printed publications. As to the importance of the difference between “a substantial new question of patentability” and a “prima facie” case of unpatentability see generally *In re Etter*, 756 F.2d 852, 857 n.5, 225 USPQ 1, 4 n.5 (Fed. Cir. 1985). Also, See MPEP § 2141.01(a) for a discussion of analogous and nonanalogous art in the context of establishing a prima facie case of obviousness under 35 U.S.C. 103. See MPEP § 2131.05 for a discussion of analogous and nonanalogous art in the context of 35 U.S.C. 102. 904.02.

Applicant asserts that there is no motivation to combine the prior art as proposed in the office action, *Aramizu et al.* (US#6,493,356) in view of *Ganmukhi et al.* (US#6,233,243), i.e. In response, the Examiner recognizes that references cannot be arbitrarily combined and that there must be some reason why one skilled in the art would be motivated to make the proposed combination of primary and secondary references. *In re Nomiya*, 184 USPQ 607 (CCPA 1975). However, there is no requirement that a motivation to make the modification be expressly articulated. The test for combining references is what the combination of disclosures taken as a whole would suggest to one of ordinary skill in the art. *In re McLaughlin*, 170 USPQ 209 (CCPA 1971). It must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. *In re McLaughlin*, 443, F.2d 1392; 170 USPQ 209 (CCPA 1971).

4. Applicant's argument with respect to the rejected claims 18, 26 (pages 3, 6) that the cited reference does not disclose the “storing the first cell in a buffer, updating the reassembly context to reflect storage of the first cell, receiving subsequent cells of the packet, storing subsequent

cells in the buffer, updating the reassembly context as each subsequent cell is stored in the buffer...". However, the references are applied herein merely for the teaching of a segmentation and reassembly system cooperating with a data processing system having at least one central processing unit connected through a CPU interface and special purpose engines, and the segmentation and reassembly system comprises a plurality of frame buffers for storing pieces of data selectively supplied from first ATM cells and a processing means connected to the plurality of frame buffers for selectively accessing the pieces of data and selectively supplying at least selected pieces of data to the special purpose engines through an exclusive interface for modifying the pieces of data, if necessary (See Fig. 1; Col. 2, lines 9 plus). The Applicant's attention is directed to Fig. 5 of Aramizu for showing a relation between pieces of composite data stored in frame buffers, composite processing units and engines incorporated in the segmentation and reassembly system shown in Fig. 1, in which segmentation and reassembly system cooperates with the data processing system 10 as follows. The ATM cells 4 successively arrive at the ATM cell receiver 1. The ATM cell receiver 1 checks the header H1 of each ATM cell 4 to determine where the payload PR1 is stored. The ATM cell receiver 1 selectively writes pieces of payload and associated control data into the frame buffers 31 to 3n through the internal bus system 40 (*storing the cells in a buffer and updating the reassembly context to reflect storage of the cells in the buffer*). Thus, pieces of composite data are accumulated in the frame buffers 31 to 3n, and incomplete frames are respectively grown to complete frames. The composite processing units sequentially fetch the pieces of composite data BY/B1/.../B2/B3 in the frame buffers 31 to 3n, and start the associated engines 111 to 11k for the data processing. Upon completion of the data processing by the engines 111 to 11k, the ATM cell transmitter 2

segmentalizes the frames stored in the frame buffers 31 to 3n, and writes the pieces of data into the data fields of the ATM cells 5 assigned to the payloads PR2. Thus, the pieces of data are processed for the ATM layer, and are delivered to the ISDN (Col. 7, lines 35 plus). Therefore, examiner maintains that the references cited and applied in the last office actions for the rejection of the claims are maintained in this office action.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-2, 4-8 and 18-19, 21-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aramizu et al. (US#6,493,356) in view of Ganmukhi et al. (US#6,233,243).

With respect to claims 18-19 and 21-25, both Aramizu (US#6,493,356) and Ganmukhi (US#6,233,243) disclose a novel system for performing reassembling packets in an ATM communication network according to the essential features of the claims. Aramizu discloses a segmentation and reassembly system cooperating with a data processing system having at least one central processing unit connected through a CPU interface and special purpose engines, and the segmentation and reassembly system comprises a plurality of frame buffers for storing pieces

Art Unit: 2616

of data selectively supplied from first ATM cells and a processing means connected to the plurality of frame buffers for selectively accessing the pieces of data and selectively supplying at least selected pieces of data to the special purpose engines through an exclusive interface for modifying the pieces of data, thereby improving the throughput of the segmentation and reassembly system (Col. 2, lines 8 plus). Aramizu further teaches in Fig. 1 a block diagram illustrated the segmentation and reassembly system comprising the composite processing units 51, 52, . . . , 5j and 5k, an internal bus system 6 connected between the frame buffers 31 to 3n and the composite processing units 51 to 5k, a buffer memory 7 connected to the composite processing unit 51, a CPU interface controller 8 for a CPU interface and a controller 9. Though not shown in FIG. 1, the composite processing units 51 to 5k are accompanied with a memory, a data buffer or latch circuits. The memory, a data buffer or the latch circuits may be incorporated in the composite processing units 51 to 5k. The composite processing units 51 to 5k are connected to the engines 111 to 11k through interfaces 201/202/ . . . /20j/20k, respectively. A composite processing unit 51/52/ . . . /5j/5k may access pieces of composite data stored in the frame buffers 31/32/ . . . /3n 1/3n, and communicates with the associated engine 111/112/ . . . /11k through the interface 201/202/ . . . 20j/20k. Plural composite processing units 51/52/ . . . /5j/5k can sequentially or concurrently access pieces of composite data stored in one of the frame buffers 31 to 3n under the arbitration of the controller 9, and independently communicate with the associated engines 111 to 11k through the interfaces 201 to 20k. The composite processing units 51 to 5k achieve the following tasks. The different tasks may be assigned to the composite processing units 51 to 5k (Col. 3; lines 8 plus).

However, Aramizu does not expressly disclose the step of when a subsequent cell of the packet is determined to be an end of message cell indicating the end of the packet, completing reassembly of the packet in the buffer to produce a reassembled packet, queuing the reassembled packet for transmission to a destination and deallocating the reassembly context. In the same field of endeavor, Ganmukhi et al. discloses a method and apparatus for performing virtual circuit merging in the egress port of a network switch which minimizes inherent delays in store and forward VC merging techniques and additionally provides the ability to utilize smaller reassembly cell buffers. Ganmukhi teaches in Fig. 2 a block diagram illustrated an egress portion of an I/O module, in which cells received at the output port 16 are stored within the appropriate cell buffer 40 associated with the CID for the respective cell. If the CID is one of a plurality of CIDs having a common group ID (GID), the GID identifier is also stored in association with the cell buffer within the buffer memory 41. A first flag (F) is also stored in association with the cell buffer which indicates whether or not a complete packet has been received and stored within the respective cell buffer. An End of Packet (EOP) Detector 44 monitors incoming cells and signals Cut through control logic 46 when an EOP is detected. The control logic 46 causes the F flag to then be set for the corresponding CID thus indicating that a complete packet has been received. More specifically, if transmission of a packet has not been commenced via cut through as hereinafter discussed and an EOP condition is detected by the EOP detector 44, the F flag is set via the cut through control logic to indicate that a complete packet has been stored within the respective cell buffer 40. The cut through control logic 46 is also coupled to a transmit scheduler 48 which schedules completely assembled packets for

transmission over the respective egress communications link 18 (See Fig. 3 and Col. 4, lines 30 plus).

Regarding claims 1-2 and 4-8, they are method claims corresponding to the apparatus claims 18-19 and 21-25 above. Therefore, claims 1-2 and 4-8 are analyzed and rejected as previously discussed with respect to claims 18-19 and 21-25.

One skilled in the art would have recognized the need for effectively and efficiently reassembling packets using a limited number of reassembly context in an ATM communication network, and would have applied Ganukhi's novel use of the performing VC merging in the egress port of a network switch into Aramizu's reassembling packet system cooperating with a data processing and special purpose engines for achieving a high throughput. Therefore, It would have been obvious to a person of ordinary skill in the art at the time of the invention was made to apply Ganmukhi's method and apparatus for performing cut-through virtual circuit merging into Aramizu's segmentation and reassembly system for ATM communication network improved in throughput with the motivation being to provide a method and system for reassembling packets using a limited number of reassembly contexts.

7. Claims 9, 13-17 and 26, 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aramizu et al. (US#6,493,356) in view of Ganmukhi et al. (US#6,233,243) as applied to the claims above, and further in view of O'Neill et al. (US#6,243,382).

With respect to claims 9, 13-17 and 26, 28, Aramizu and Ganmukhi disclose the claimed limitations discussed in paragraph 5 above. However, Aramizu and Ganmukhi do not expressly disclose the claimed feature of the traffic management block for receiving indication that packets

corresponding to reassembly contexts of the plurality of reassembly contexts are ready for transmission. In the same field of endeavor, O'Neill et al. discloses a switching apparatus, for use in an ATM network, includes a switch fabric for switching ATM cells, a segmentation and reassembly device for reassembling packets from ATM cells, and a plurality of traffic management devices. Each traffic management device receives ATM cells delivered to associated ports of the apparatus and is connected by a first data delivery path to the switch fabric and by a second data delivery path directly to the segmentation and reassembly device. The traffic management device identifies those received ATM cells that belong to one or more predetermined types of packets, requiring reassembly by the segmentation and reassembly device, as respective reassembly cells. The traffic management device then delivers received cells other than such identified reassembly cells to the switch fabric via its first data delivery path for switching by the switch fabric, and then delivers the reassembly cells to the SAR device via the second data delivery path for reassembly into packets. The reassembly cells do not pass through the switching fabric in the course of transfer from the traffic management device to the segmentation and reassembly device (See Fig. 2; Col. 8; lines 36 plus).

One skilled in the art would have recognized the need for effectively and efficiently reassembling packets using a limited number of reassembly context in an ATM communication network, and would have applied O'Neill's traffic management device for use in an ATM switching and Ganmukhi's novel use of the performing VC merging in the egress port of a network switch into Aramizu's reassembling packet system cooperating with a data processing and special purpose engines for achieving a high throughput. Therefore, It would have been obvious to a person of ordinary skill in the art at the time of the invention was made to apply

Art Unit: 2616

O'Neill's interfacing to SAR devices in ATM switching apparatus and Ganmukhi's method and apparatus for performing cut-through virtual circuit merging into Aramizu's segmentation and reassembly system for ATM communication network improved in throughput with the motivation being to provide a method and system for reassembling packets using a limited number of reassembly contexts.

Allowable Subject Matter

8. Claims 3, 20 and 10-12, 27 are objected to as being dependent upon the rejected base claims, but would be allowable if rewritten in independent form including all of the limitations of the base claims and any intervening claims.

9. The following is an examiner's statement of reasons for the indication of allowable subject matter: The closest prior art of record fails to disclose or suggest wherein storing each of the subsequent cells in the buffer further comprises appending each of the subsequent cells to the linked list, wherein updating the reassembly context further comprises updating the tail pointer of the linked list to reflect addition of each of the subsequent cells to the linked list, as recited in claims 3 and 20; wherein the egress circuit is included in a communications switch that includes a plurality of ingress circuits and a switching fabric, wherein the source is an ingress connection provided to one of the ingress circuit, wherein the routing circuitry receives cells corresponding to a plurality of ingress connections provided to at least a portion of the plurality of ingress circuits, wherein the routing circuitry allocates and deallocates reassembly context to packets

received via the plurality of ingress connections, and wherein the routing circuitry perform cyclical redundancy check verification for packet received, wherein when cyclical redundancy check verification indicates that an at least partially received packet has been corrupted, the routing circuitry may cause the at least partially received packet to be purged, as recited in claims 10 and 27.

10. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The Mathews et al. (US#2003/0223458) is cited to show the using reassembly queue sets for packet reassembly.

The Anderson et al. (US#2004/0017810) is cited to show the multicast packet queuing.

The Kerr et al. (US#6,965,615) is cited to show the packet striping across a parallel header processor.

The Carr et al. (US#6,963,572) is cited to show the method and apparatus for segmentation and reassembly of data packets in a communication switch.

The Carr et al. (US#2006/0050738) is cited to show the method and apparatus for segmentation and reassembly of data packets in a communication switch.

The Hanner (US#2003/0028666) is cited to show the system and method for virtual packet reassembly.

The White et al. (US#5,396,490) is cited to show the packet reassembly method and apparatus.

The Chang et al. (US#2002/0089977) is cited to show the network switch cross point.

The Malagrino et al. (US#6,714,985) is cited to show the method and apparatus for efficiently reassembling fragments received at an intermediate station in a computer network.

The Nichols et al. (US#7,027,443) is cited to show the reassembly engines for multilink applications.

12. **THIS ACTION THIS ACTION IS MADE FINAL.** See MPEP ' 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Art Unit: 2616

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to M. Phan whose telephone number is (571) 272-3149. The examiner can normally be reached on Mon - Fri from 6:00 to 3:00.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wellington Chin, can be reached on (571) 272-3134. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-2600.

14. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have any questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at toll free 1-866-217-9197.

Mphan

05/26/2006.


MAN U. PHAN
PRIMARY EXAMINER